Rendered at 00:40:30 GMT+0000 (Coordinated Universal Time) with Cloudflare Workers.
JdeBP 1 days ago [-]
I wonder how the logic worked in the previous version without early start. Was it relying upon the address calculation speed to settle the outputs really quickly? Was it inserting or stretching cycles?
nand2mario 23 hours ago [-]
The memory pipeline just starts one cycle later than now. Effective address is calculated during the first cycle of the instruction. The microcode then waits for it to finish with the DLY (delay) micro-op, which releases one cycle later.
JdeBP 16 hours ago [-]
So cycle insertion. I presume that the DLY was synthetic, and was not explicitly added to the microcode ROM.
majke 1 days ago [-]
This is great. So proper 386 on an fpga? How cool is that.